https://www.deldsim.com/ 2020-09-17T19:56:21.118Z 1 https://www.deldsim.com/contact-us/ 2020-09-17T19:56:21.178Z 0.6 https://www.deldsim.com/about-us/ 2020-09-17T19:56:21.183Z 0.6 https://www.deldsim.com/terms-of-service/ 2020-09-17T19:56:21.188Z 0.6 https://www.deldsim.com/terms-of-website-use/ 2020-09-17T19:56:21.196Z 0.6 https://www.deldsim.com/privacy-policy/ 2020-09-17T19:56:21.202Z 0.6 https://www.deldsim.com/refund-and-cancellation/ 2020-09-17T19:56:21.209Z 0.6 https://www.deldsim.com/circuits/ 2020-09-17T19:56:21.227Z 0.9 https://www.deldsim.com/simulator/ 2020-09-17T19:56:21.227Z 0.95 https://www.deldsim.com/circuit/C20/2-input-or-gate-using-74ls32/ 2020-09-17T19:56:21.941Z 0.8 https://www.deldsim.com/circuit/C24/2-input-nor-gate-using-74ls02/ 2020-09-17T19:56:21.444Z 0.8 https://www.deldsim.com/circuit-diagram/C30/triple-3-input-nand-gate-using-74ls10/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C1/implementation-of-not-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C23/2-input-nand-gate-using-74ls00/ 2020-09-17T19:56:22.019Z 0.8 https://www.deldsim.com/circuit/C22/2-input-ex-or-gate-using-74ls86/ 2020-09-17T19:56:22.031Z 0.8 https://www.deldsim.com/circuit-diagram/C3/implementation-of-or-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C19/2-input-and-gate-using-74ls08/ 2020-09-17T19:56:22.164Z 0.8 https://www.deldsim.com/circuit-diagram/C20/2-input-or-gate-using-74ls32/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C23/2-input-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C6/implementation-of-not-gate-using-nor-gate-using-74ls02/ 2020-09-17T19:56:22.222Z 0.8 https://www.deldsim.com/circuit-diagram/C24/2-input-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C19/2-input-and-gate-using-74ls08/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C31/triple-3-input-and-gate-using-74ls11/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C31/triple-3-input-and-gate-using-74ls11/ 2020-09-17T19:56:22.327Z 0.8 https://www.deldsim.com/circuit/C4/implementation-of-nor-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.404Z 0.8 https://www.deldsim.com/circuit/C21/hex-inverting-not-gate-using-74ls04/ 2020-09-17T19:56:22.422Z 0.8 https://www.deldsim.com/circuit/C34/dual-4-input-and-gates-using-74ls21/ 2020-09-17T19:56:22.419Z 0.8 https://www.deldsim.com/circuit-diagram/C22/2-input-ex-or-gate-using-74ls86/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C32/triple-3-input-nor-gates-using-74ls27/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C5/implementation-of-ex-or-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C21/hex-inverting-not-gate-using-74ls04/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C30/triple-3-input-nand-gate-using-74ls10/ 2020-09-17T19:56:22.510Z 0.8 https://www.deldsim.com/circuit-diagram/C17/implementation-of-ex-nor-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C5/implementation-of-ex-or-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.555Z 0.8 https://www.deldsim.com/circuit/C33/dual-4-input-nand-gates-using-74ls20/ 2020-09-17T19:56:22.570Z 0.8 https://www.deldsim.com/circuit/C2/implementation-of-and-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.610Z 0.8 https://www.deldsim.com/circuit/C3/implementation-of-or-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.644Z 0.8 https://www.deldsim.com/circuit/C32/triple-3-input-nor-gates-using-74ls27/ 2020-09-17T19:56:22.664Z 0.8 https://www.deldsim.com/circuit-diagram/C36/to-design-and-implement-multiplexer-using-gates-using-74ls10-74ls04-74ls20/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C8/implementation-of-or-gate-using-nor-gate-using-74ls02/ 2020-09-17T19:56:22.702Z 0.8 https://www.deldsim.com/circuit-diagram/C35/8-input-nand-gate-using-74ls30/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C28/quad-2-input-nand-gates-with-open-collector-outputs-using-74ls38/ 2020-09-17T19:56:22.760Z 0.8 https://www.deldsim.com/circuit/C25/quad-2-input-nand-gates-with-open-collector-outputs-using-74ls03/ 2020-09-17T19:56:22.904Z 0.8 https://www.deldsim.com/circuit/C1/implementation-of-not-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.906Z 0.8 https://www.deldsim.com/circuit/C10/implementation-of-ex-nor-gate-using-nor-gate-using-74ls02/ 2020-09-17T19:56:22.912Z 0.8 https://www.deldsim.com/circuit/C17/implementation-of-ex-nor-gate-using-nand-gate-using-74ls00/ 2020-09-17T19:56:22.957Z 0.8 https://www.deldsim.com/circuit/C35/8-input-nand-gate-using-74ls30/ 2020-09-17T19:56:22.958Z 0.8 https://www.deldsim.com/circuit/C36/to-design-and-implement-multiplexer-using-gates-using-74ls10-74ls04-74ls20/ 2020-09-17T19:56:22.964Z 0.8 https://www.deldsim.com/circuit/C13/half-subtracter-using-nand-gates-using-74ls00/ 2020-09-17T19:56:23.041Z 0.8 https://www.deldsim.com/circuit/C29/quad-2-input-nand-gates-with-schmitt-trigger-inputs-using-74ls132/ 2020-09-17T19:56:23.045Z 0.8 https://www.deldsim.com/circuit/C9/implementation-of-nand-gate-using-nor-gate-using-74ls02/ 2020-09-17T19:56:23.044Z 0.8 https://www.deldsim.com/circuit-diagram/C7/implementation-of-and-gate-using-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C9/implementation-of-nand-gate-using-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C51/full-adder-function-using-38-decoder-using-74ls138-74ls20/ 2020-09-17T19:56:23.061Z 0.8 https://www.deldsim.com/circuit-diagram/C4/implementation-of-nor-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C16/binary-to-gray-code-converter-using-logic-gates-using-74ls86/ 2020-09-17T19:56:23.177Z 0.8 https://www.deldsim.com/circuit/C43/2-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.179Z 0.8 https://www.deldsim.com/circuit/C11/half-adder-using-nand-gates-using-74ls00/ 2020-09-17T19:56:23.180Z 0.8 https://www.deldsim.com/circuit/C52/81-multiplexer-using-ic-74ls153-using-74ls153/ 2020-09-17T19:56:23.192Z 0.8 https://www.deldsim.com/circuit-diagram/C33/dual-4-input-nand-gates-using-74ls20/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C34/dual-4-input-and-gates-using-74ls21/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C54/41-multiplexer-using-ic-74ls153-using-74ls153/ 2020-09-17T19:56:23.210Z 0.8 https://www.deldsim.com/circuit/C26/hex-inverters-with-open-collector-outputs-using-74ls05/ 2020-09-17T19:56:23.219Z 0.8 https://www.deldsim.com/circuit/C47/4-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.285Z 0.8 https://www.deldsim.com/circuit/C37/to-design-and-implement-demultiplexer-and-using-gates-using-74ls04-74ls11/ 2020-09-17T19:56:23.285Z 0.8 https://www.deldsim.com/circuit/C49/full-subtractor-using-two-half-adders-basic-gates-using-74ls86-74ls04-74ls08-74ls32/ 2020-09-17T19:56:23.304Z 0.8 https://www.deldsim.com/circuit/C42/2-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.301Z 0.8 https://www.deldsim.com/circuit-diagram/C26/hex-inverters-with-open-collector-outputs-using-74ls05/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C53/4-bit-updown-counter-using-74hc191-using-74hc191/ 2020-09-17T19:56:23.310Z 0.8 https://www.deldsim.com/circuit-diagram/C2/implementation-of-and-gate-using-nand-gate-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C54/41-multiplexer-using-ic-74ls153-using-74ls153/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C27/hex-inverters-with-open-collector-outputs-using-74ls14/ 2020-09-17T19:56:23.316Z 0.8 https://www.deldsim.com/circuit-diagram/C16/binary-to-gray-code-converter-using-logic-gates-using-74ls86/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C52/81-multiplexer-using-ic-74ls153-using-74ls153/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C7/implementation-of-and-gate-using-nor-gate-using-74ls02/ 2020-09-17T19:56:23.317Z 0.8 https://www.deldsim.com/circuit-diagram/C14/one-bit-comparator-using-74ls04-74ls08-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C12/full-adder-using-nand-gates-using-74ls00/ 2020-09-17T19:56:23.332Z 0.8 https://www.deldsim.com/circuit-diagram/C48/half-subtractor-basic-gates-using-74ls86-74ls04-74ls08/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C11/half-adder-using-nand-gates-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C6/implementation-of-not-gate-using-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C39/bcd-to-excess-3-code-converter-using-logic-gates-using-74ls86-74ls04-74ls08-74ls32/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C12/full-adder-using-nand-gates-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C28/quad-2-input-nand-gates-with-open-collector-outputs-using-74ls38/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C14/one-bit-comparator-using-74ls04-74ls08-74ls02/ 2020-09-17T19:56:23.357Z 0.8 https://www.deldsim.com/circuit-diagram/C27/hex-inverters-with-open-collector-outputs-using-74ls14/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C43/2-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C18/half-adder-using-basic-gates-using-74ls86-74ls08/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C39/bcd-to-excess-3-code-converter-using-logic-gates-using-74ls86-74ls04-74ls08-74ls32/ 2020-09-17T19:56:23.382Z 0.8 https://www.deldsim.com/circuit-diagram/C10/implementation-of-ex-nor-gate-using-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C44/3-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C15/implement-4-bit-magnitude-comparator-using-ic-74ls85-using-74ls85/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C44/3-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.501Z 0.8 https://www.deldsim.com/circuit/C45/3-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.504Z 0.8 https://www.deldsim.com/circuit/C40/one-bit-comparator-using-74ls86-74ls04-74ls08/ 2020-09-17T19:56:23.509Z 0.8 https://www.deldsim.com/circuit-diagram/C50/mod-6-counter-using-74ls90-74ls08/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit/C46/4-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-17T19:56:23.512Z 0.8 https://www.deldsim.com/circuit/C48/half-subtractor-basic-gates-using-74ls86-74ls04-74ls08/ 2020-09-17T19:56:23.514Z 0.8 https://www.deldsim.com/circuit/C18/half-adder-using-basic-gates-using-74ls86-74ls08/ 2020-09-17T19:56:23.519Z 0.8 https://www.deldsim.com/circuit/C50/mod-6-counter-using-74ls90-74ls08/ 2020-09-17T19:56:23.521Z 0.8 https://www.deldsim.com/circuit/C41/8-bit-comparator-using-74ls85-using-74ls85/ 2020-09-17T19:56:23.527Z 0.8 https://www.deldsim.com/circuit/C38/to-design-and-verify-the-operation-bcd-ripple-counter-using-jk-flip-flops-using-74ls00-74ls76/ 2020-09-17T19:56:23.530Z 0.8 https://www.deldsim.com/circuit/C15/implement-4-bit-magnitude-comparator-using-ic-74ls85-using-74ls85/ 2020-09-17T19:56:23.532Z 0.8 https://www.deldsim.com/circuit-diagram/C8/implementation-of-or-gate-using-nor-gate-using-74ls02/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C29/quad-2-input-nand-gates-with-schmitt-trigger-inputs-using-74ls132/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C45/3-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C13/half-subtracter-using-nand-gates-using-74ls00/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C38/to-design-and-verify-the-operation-bcd-ripple-counter-using-jk-flip-flops-using-74ls00-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C49/full-subtractor-using-two-half-adders-basic-gates-using-74ls86-74ls04-74ls08-74ls32/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C51/full-adder-function-using-38-decoder-using-74ls138-74ls20/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C53/4-bit-updown-counter-using-74hc191-using-74hc191/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C37/to-design-and-implement-demultiplexer-and-using-gates-using-74ls04-74ls11/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C46/4-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C42/2-bit-asynchronous-up-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C25/quad-2-input-nand-gates-with-open-collector-outputs-using-74ls03/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C41/8-bit-comparator-using-74ls85-using-74ls85/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C47/4-bit-asynchronous-down-counter-using-74ls76-using-74ls76/ 2020-09-07T07:05:41.000Z 0.75 https://www.deldsim.com/circuit-diagram/C40/one-bit-comparator-using-74ls86-74ls04-74ls08/ 2020-09-07T07:05:41.000Z 0.75